


Fig. 1 PRIOR ART




F i g . 2




F i g . 3






F i g . 5



F i g . 6



F i g . 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14






Fig. 15



LOGIC CIRCUIT REGION 63 -64 63 -64 9 12 63 13-ග 31 15 DRAM REGION <u>∞</u> 8 16 | 30 33 \ 11 15 13-

Fig. 17






Fig. 19





Fig. 20 29' 28' 27' -23a 23-2' 22 23-2 -21 -16 23-1' 19

Fig. 21



F i g . 22





Fig. 23



F i g . 24




Fig. 25




Fig. 26




Fig. 27




Fig. 28





Fig. 29



F i g . 3 0




Fig. 31

